Abstract-Two types of hybrid silicon tapers are studied. Single taper loss is 0.3 -0.5 dB, enabling integration of III/V actives on silicon-on-insulator passive circuitry with low loss.
INTRODUCTION
Hybrid silicon photonics, where III/ V structures are integrated with silicon-on-insulator (SOI) structures by means of wafer bonding, have shown to be very promising. This is highlighted by the recent demonstration of a 50-Gbps highspeed 4-channel integrated wavelength-division multiplexed link, using hybrid silicon lasers [1] . For integration of hybrid silicon devices, such as lasers , amplifiers, modulators and detectors, with passive SOI-based silicon devices, e.g. waveguides or multip lexers, lo w-loss mode conversion from the silicon waveguide mode to the hybrid mode and vice versa is essential. To achieve this tapered structures can be used [2, 3] .
In active hybrid structures containing quantum wells (QWs) it is not easy to determine taper losses , since the tapers or a part thereof will be optically pumped and hence the losses become injection current dependent. As a result it is impossible to separate loss contributions from intraband absorption, freecarrier absorption, scattering and from mode conversion. It is however necessary to have a thorough understanding of all these contributions to be able to optimize the taper design.
In this work for the first time we present a detailed study into the linear, passive loss and mode conversion loss contributions of two different types of hybrid silicon to silicon tapers that were previously used by us [2, 3] . This is done by using a blue-shifted bandgap in the QWs, making them transparent for the characterization wavelength of 1.55 μm, hence eliminating intraband absorption while retaining all other waveguide properties.
II. TAPER DESIGN AND REALIZATION
Hybrid silicon structures are realized by first defining silicon waveguides on an SOI wafer. Waveguides are etched 0.35 μm into a 0.70-μm silicon layer. The buried oxide layer is 1.0 μm. Passive silicon waveguide width is 0.8 μm to ensure single-transverse mode operation and taper excitation. Hereafter a III/ V die with an epitaxial layer design as shown in Fig. 1 and corresponding to [4] is bonded to the SOI. Finally in a three-step etch process the mesas and tapers are etched into the III/ V. In this work we have shifted the bandgap of the quantum wells (QWs) to 1.40 μm, i.e. well below the wavelength of 1.55 μm we use for characterization. By doing this we eliminate QW absorption and the need for electrical pumping. This simplifies the process significantly and increases the uniformity and yield. Moreover without the need for electrical probe pads, the structures have a smaller footprint and we can increase the number of test devices on the die. Fig.  1 shows a top metal contact layer, which is used for etch masking to keep the process compatible with and the results representative for the work in e.g. [2] [3] [4] .
In this work we consider two taper designs, as shown in Fig. 2 . In Type 1 tapers the 0.8-μm silicon waveguide is tapered out to 2 μm where the III/ V taper starts. Tapering of the p-InP layer starts almost immediately after the start of the other two taper levels, allowing a 1.2-μm margin of the n-InP and SCH levels for fabrication tolerance purposes. This taper has been widely used by us, e.g. in [2] . For our recent work in [3] we have designed a Type 2 taper, where the mode is more gradually converted from the silicon mode to the hybrid mode. In this case the three taper levels start at different positions, requiring a total taper length of 160 μm. In both taper types the p-InP taper flares out to 4 μm, after which the wide III/ V mesa starts. Mesa width is 24 μm for Type 1 and 14 μm for Type 2.
To vary the overlap of the hybrid mode with the QWs, we use two different widths of silicon waveguide in the hybrid section, namely 1.0 and 1.5 μm. This is realized by tapering the silicon width fro m 2.0 μm down over the length of the III/ V taper.
The devices have been realized with a fabrication process as mentioned in [3] . Due to finite lithography resolution the tapers have a tip radius of ~0.5 μm, as determined by SEM. In Fig. 3 top-view SEM p ictures of the realized tapers are shown. As can be seen in Fig. 3(a) the taper start position varies somewhat due to lithography limitations on the narrow stripe (0.5-μm starting width on mask). 
III. EXPERIMENTAL SETUP
To be able to measure taper losses we have designed test structures as shown in Fig. 4 . Hybrid waveguide lengths vary fro m 200 μm to 1800 μm and 200-μm sections are designed with one, two and three repeats. The silicon waveguides have a 2-μm wide polished input and output, angled at 7°, and tapering down to 0.8 μm. By plotting the insertion losses as a function of hybrid length and repeats, hybrid waveguide propagation losses can be separated from taper losses, as shown in the next section. For increased accuracy these structures have been repeated several times.
The insertion losses are measured using a pair of lensed fibers and the polarization of the input light is controlled to transverse electric (TE). 
IV. RESULTS
In Fig. 5 (a) the power transmitted through hybrid waveguides with lengths of 200 -1800 μm is plotted for the two silicon waveguide widths and both Type 1 and 2. A linear fit through the data gives the hybrid waveguide loss . Results are summarized in Table 1 . As expected the hybrid sections with 1.0-μm silicon waveguides show 17 -20 dB/ mm higher losses than the 1.5-μm waveguides. This can be explained by the fact that the optical mode is pushed more into the doped and higher-loss III/ V when the silicon is narrowed. We exp lain the difference between Type 1 and Type 2 1.0-μm results by assuming that the narrower Type 2 mesa confines higher order modes better and hence decreases radiation loss of unguided modes.
The offset in Fig. 5(a) gives the loss of a pair of tapers, when compared to a passive (no hybrid) silicon waveguide. These are given in Table 1 . The taper losses can also be compared by taking the slope of the plot in Fig. 4(b) , where loss as a function of the number of 200-μm hybrid sections in a waveguide is plotted. By subtracting the hybrid waveguide propagation losses, as determined by Fig. 5(a) , the loss of a pair of tapers can be determined. These results also given in Table  1 .
When comparing Type 1 and 2 taper losses it can be seen that Type 1 losses are around 0.5 dB and Type 2 losses are 0.3 dB, i.e. significantly lower. The reason is that Type 2 tapers more gradually convert the silicon mode to the hybrid mode and vice versa. Another important observation is that tapers to 1.0-μm waveguides have higher loss than to 1.5-μm waveguides. This can be understood as the mode in the 1.5-μm hybrid section has a higher overlap with the silicon than in the 1.0-μm case. Hence the center of gravity of the mode does not have to be shifted up and down as much, thereby decreasing conversion losses. Another contribution is the higher overlap with the higher-loss III/ V layers, as explained above. Finally due to the lower overlap with the III/ V layers, the 1.5-μm case is more robust to misalign ment and fabrication errors.
It is important to note that strictly speaking the presented technique only gives us the loss per taper pair. Potentially the taper can excite multip le transverse modes in the hybrid waveguide, which will have different propagation constants and loss values. Hence the propagation losses from (singlemode) 0.8-μm silicon waveguides to the hybrid section might differ fro m those in the vice versa direction. More specific these losses will then also be wavelength and hybrid waveguide-length dependent. This is currently under investigation. As determined from the slope of Fig. 5(b) b.
As determined from the offset of Fig. 5(a) V. CONCLUSION By eliminating intraband absorption effects, passive propagation losses, including mode-conversion losses in hybrid silicon tapers have been quantified. The tapers presented show losses of 0.5 and 0.3 dB per taper transition for the two taper designs presented, i.e. they add 1.0 to 0.6 d B to the insertion loss of hybrid silicon devices integrated on passive SOI integrated circuits. These losses are significantly lo wer than the 1-2 dB coupling loss values that are generally obtained in other hybrid integration approaches [5] , showing the clear advantage of our integration approach.
Although our Type 2 tapers show lower losses than Type 1 tapers, it is not evident yet which type is most advantageous in active hybrid devices, i.e. having QWs with a bandgap corresponding to the operating wavelength. Electrical current is generally in jected through the top p-contact, i.e. the top p-InP taper. If the QWs are in the second (SCH) taper level, the overlap between the p-InP taper and the SCH taper should be maximized to avoid unpumped, i.e. absorbing, regions in the taper. It can be seen from Fig. 2 that Type 1 tapers offer a clear advantage over Type 2 tapers in this respect. This remains the object of further study. These results are widely applicable to hybrid silicon photonic integrated circuits, and apply to hybrid silicon lasers, modulators, amplifiers and photodetectors.
